View KAD2708C11_3280113.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

1 fn6812.1 caution: these devices are sensitive to electrosta tic discharge; follow proper ic handling procedures. 1-888-intersil or 1-888-468-3774 | intersil (and design) is a trademark owned by intersil corporation or one of its subsidiaries. femtocharge is a trademark of kenet inc. copyright intersil americas inc. 2008, 2011. all rights reserved all other trademarks mentioned are the property of their respective owners. kad2708c 8-bit, 275/210/170/105 msps a/d converter the kad2708c is the industry?s lowest power, 8-bit, 275msps, high perfor mance analog-to-digit al converter. it is designed with intersil?s proprietary femtocharge? technology on a standard cmos process. the kad2708c offers high dynamic performance (49.2dbfs snr @ f in = 138mhz) while consuming less than 265mw. features include an over-range indicator and a selectable divide-by-2 input clock divider. the kad2708c is one member of a pin-compatible family offering 8 and 10-bit adcs with sample rates from 105msps to 350msps and lvcmos or lvds-compatible outputs (table 1). this family of products is available in 68-pin rohs-compliant qfn packages with exposed paddle. performance is specified over the full industrial temperature range (-40c to +85c). features ? on-chip reference ? internal track and hold ?1.5v p-p differential input voltage ? 600mhz analog input bandwidth ? two?s complement or binary output ? over-range indicator ? selectable 2 clock input ? lvcmos outputs applications ? high-performance data acquisition ? portable oscilloscope ? medical imaging ? cable head ends ? power-amplifier linearization ? radar and satellite antenna array processing ? broadband communications ? point-to-point microwave systems ? communications test equipment key specifications ? snr of 49.2dbfs at f s = 275msps, f in = 138mhz ? sfdr of 66.6dbc at f s = 275msps, f in = 138mhz ? power consumption 265mw at f s = 275msps pin-compatible family ordering information part number speed (msps) temp. range (c) package pkg. dwg. # kad2708c-27q68 275 -40 to +85 68 ld qfn l68.10x10b kad2708c-21q68 210 -40 to +85 68 ld qfn l68.10x10b kad2708c-17q68 170 -40 to +85 68 ld qfn l68.10x10b kad2708c-10q68 105 -40 to +85 68 ld qfn l68.10x10b notes: 1. these intersil pb-free plastic packaged products employ special pb- free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 te rmination finish, which is rohs compliant and compatible with both snpb and pb-free soldering operations). intersil pb-free produc ts are msl classified at pb-free peak reflow temperatures that meet or exceed the pb-free requirements of ipc/jedec j std-020. 2. for moisture sensitivity level (m sl), please see device information page for kad2708c-10 , kad2708c-17 , kad2708c-21 and kad2708c-27 . for more information on msl please see techbrief tb363 . lvcmos drivers 1.21 v clock generation s/h inp inn 8-bit 275msps adc clk_p clk_n ovss avss avdd2 clkout d7 ? d0 or 2sc ovdd clkdiv + ? avdd3 vref vrefsel vcm 8 table 1. pin-compatible products resolution, speed lvds ou tputs lvcmos outputs 8 bits 350msps kad2708l-35 10 bits 275msps kad2710l-27 kad2710c-27 8 bits 275msps kad2708l-27 kad2708c-27 10 bits 210msps kad2710l-21 kad2710c-21 8 bits 210msps kad2708l-21 kad2708c-21 10 bits 170msps kad2710l-17 kad2710c-17 8 bits 170msps kad2708l-17 kad2708c-17 10 bits 105msps kad2710l-10 kad2710c-10 8 bits 105msps kad2708l-10 kad2708c-10 data sheet april 14, 2011
2 fn6812.1 april 14, 2011 table of contents absolute maximum ratings ........................................ 3 thermal information ..................................................... 3 electrical specifications .............................................. 3 digital specifications ................................................... 4 timing diagram ............................................................ 6 timing specifications .................................................. 6 esd ................................................................................ 6 pin descriptions ........................................................... 7 pin configuration ......................................................... 8 typical performance curves ....................................... 9 functional description ................................................ 12 reset ......................................................................... . 12 voltage reference ..................................................... . 12 analog input .............................................................. . 12 clock input ........... ............... ........... ........... ........... ...... . 13 jitter ........................................................................... . 13 digital outputs ........................................................... . 14 equivalent circuits ....................................................... 14 layout considerations ................................................ 15 split ground and power planes ................................ . 15 clock input considerations ... .............. .............. ......... . 15 bypass and filtering .. .............. .............. .............. ...... . 15 lvcmos outputs ...................................................... . 15 unused inputs ........................................................... . 15 definitions ..................................................................... 15 package outline drawing ............................................ 16 kad2708c
3 fn6812.1 april 14, 2011 absolute maximum rati ngs thermal information avdd2 to avss. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.4v to 2.1v avdd3 to avss. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.4v to 3.7v ovdd2 to ovss . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.4v to 2.1v analog inputs to avss. . . . . . . . . . . . . . . . . -0.4v to avdd3 + 0.3v clock inputs to avss. . . . . . . . . . . . . . . . . . -0.4v to avdd2 + 0.3v logic inputs to avss (vrefsel, clkdiv) -0.4v to avdd3 + 0.3v logic inputs to ovss (rst, 2sc) . . . . . . . . -0.4v to ovdd2 + 0.3v vref to avss . . . . . . . . . . . . . . . . . . . . . . . -0.4v to avdd3 + 0.3v analog output currents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10ma logic output currents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10ma cmos output currents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20ma thermal resistance (typical, notes 3, 4) ja (c/w) jc (c/w) 68 ld qfn package. . . . . . . . . . . . . . . 23 1.8 operating temperature . . . . . . . . . . . . . . . . . . . . . . .-40c to +85c storage temperature . . . . . . . . . . . . . . . . . . . . . . . .-65c to +150c junction temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +150c caution: do not operate at or near the maximum ratings listed fo r extended periods of time. exposure to such conditions may adv ersely impact product reliability and result in failures not covered by warranty. notes: 3. ja is measured in free air with the component mounted on a high ef fective thermal conductivity te st board with ?direct attach? fe atures. see tech brief tb379 . 4. for jc , the ?case temp? location is the center of the exposed metal pad on the package underside. electrical specifications all specifications apply under the fo llowing conditions unless otherwise noted: avdd2 = 1.8v, avdd3 = 3.3v, ovdd = 1.8v, t a = -40c to +85c (typical s pecifications at +25c), f sample = 275msps, 210msps, 170msps and 105msps, f in = nyquist at -0.5dbfs. boldface limits apply over the operating temperature range, -40c to +85c. parameter symbol conditions kad2708c-27 kad2708c-21 kad2708c-17 kad2708c-10 units min (note 5) typ max (note 5) min (note 5) typ max (note 5) min (note 5) typ max (note 5) min (note 5) typ max (note 5) dc specifications analog input full-scale analog input range v fs 1.4 1.5 1.6 1.4 1.5 1.6 1.4 1.5 1.6 1.4 1.5 1.6 v p-p full scale range te m p . d r i ft a vtc full temp 230 210 198 178 ppm/c common-mode output voltage v cm 860 860 860 860 mv power requirements 1.8v analog supply voltage avdd2 1.7 1.8 1.9 1.7 1.8 1.9 1.7 1.8 1.9 1.7 1.8 1.9 v 3.3v analog supply voltage avdd3 3.15 3.3 3.45 3.15 3.3 3.45 3.15 3.3 3.45 3.15 3.3 3.45 v 1.8v digital supply voltage ovdd 1.7 1.8 1.9 1.7 1.8 1.9 1.7 1.8 1.9 1.7 1.8 1.9 v 1.8v analog supply current i avdd2 44 51 38 42 35 39 29 33 ma 3.3v analog supply current i avdd3 41 45 33 37 28 32 21 24 ma 1.8v digital supply current i ovdd 26 30 25 28 24 27 23 26 ma power dissipation p d 261 294 222 248 199 224 163 185 mw ac specifications maximum conversion rate f s max 275 210 170 105 msps kad2708c
4 fn6812.1 april 14, 2011 minimum conversion rate f s min 50 50 50 50 msps differential nonlinearity dnl -0.3 0.2 0.4 -0.3 0.2 0.4 -0.3 0.2 0.4 -0.3 0.2 0.4 lsb integral nonlinearity inl -0.8 0.2 0.8 -0.8 0.2 0.8 -0.8 0.2 0.8 -0.8 0.2 0.8 lsb signal-to-noise ratio snr f in = 10mhz 49.5 49.5 49.5 49.5 dbfs f in = nyquist 46.5 49.2 46.5 49.2 46.5 49.2 46.5 49.2 dbfs f in = 430mhz 49.0 49.1 49.1 49.1 dbfs signal-to-noise and distortion sinad f in = 10mhz 49.2 49.5 49.5 49.5 dbfs f in = nyquist 46.5 49.2 46.5 49.2 46.5 49.2 46.5 49.2 dbfs f in = 430mhz 48.9 48.9 49.0 48.9 dbfs effective number of bits enob f in = 10mhz 7.9 7.9 7.9 7.9 bits f in = nyquist 7.4 7.9 7.4 7.9 7.4 7.9 7.4 7.9 bits f in = 430mhz 7.8 7.8 7.8 7.8 bits spurious-free dynamic range sfdr f in = 10mhz 67.6 69.1 69.1 69.1 dbc f in = nyquist 61 66.6 61 69.1 61 69.1 61 69.1 dbc f in = 430mhz 66.1 69.0 69.0 68.9 dbc two-tone sfdr 2tsfdr f in = 133mhz, 135mhz 63 65 65 65 dbc word error rate wer 10 -12 10 -12 10 -12 10 -12 full power bandwidth fpbw 600 600 600 600 mhz note: 5. compliance to datasheet limits is assured by one or mo re methods: production test, characterization and/or design. electrical specifications all specifications apply under the fo llowing conditions unless otherwise noted: avdd2 = 1.8v, avdd3 = 3.3v, ovdd = 1.8v, t a = -40c to +85c (typical s pecifications at +25c), f sample = 275msps, 210msps, 170msps and 105msps, f in = nyquist at -0.5dbfs. boldface limits apply over the operating temperature range, -40c to +85c. (continued) parameter symbol conditions kad2708c-27 kad2708c-21 kad2708c-17 kad2708c-10 units min (note 5) typ max (note 5) min (note 5) typ max (note 5) min (note 5) typ max (note 5) min (note 5) typ max (note 5) digital specifications parameter symbol conditions min (note 6) typ max (note 6) units inputs high input voltage (vrefsel) vrefsel v ih 0.8*avdd3 v low input voltage (vrefsel) vrefsel v il 0.2*avdd3 v input current high (vrefsel) vrefsel i ih v in = avdd3 0 1 10 a input current low (vrefsel) vrefsel i il v in = avss 25 65 75 a high input voltage (clkdiv) clkdiv v ih 0.8*avdd3 v low input voltage (clkdiv) clkdiv v il 0.2*avdd3 v input current high (clkdiv) clkdiv i ih v in = avdd3 25 65 75 a input current low (clkdiv) clkdiv i il v in = avss 0 1 10 a high input voltage (rst,2sc) rst,2sc v ih 0.8*ovdd2 v low input voltage (rst,2sc) rst,2sc v il 0.2*ovdd2 v input current high (rst,2sc) rst,2sc i ih vin = ovdd 0 1 10 a kad2708c
5 fn6812.1 april 14, 2011 input current low (rst,2sc) rst,2sc i il vin = ovss 25 50 75 a input capacitance c di 3pf clkp, clkn p-p differential input voltage v cdi 0.5 3.6 v p-p clkp, clkn differential input resistance r cdi 10 m clkp, clkn common-mode input voltage v cci 0.9 v lvcmos outputs voltage output high v oh 1.8 v voltage output low v ol 0v output rise time t r 1.8 ns output fall time t f 1.4 ns note: 6. compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design. digital specifications (continued) parameter symbol conditions min (note 6) typ max (note 6) units kad2708c
6 fn6812.1 april 14, 2011 esd electrostatic charge accumulates on humans, tools and equipment and may discharge through any metallic package contacts (pins, balls, exposed paddle, etc.) of an integrated circuit. industry-standard protection techniques have been utilized in the design of this product. however, reasonable care must be taken in the storage and handling of esd sensitive products. contact in tersil for the specific esd sensitivity rating of this product. timing diagram figure 1. lvcmos timing diagram inp inn clkp clkn clkout d[7:0] t a t pid t pcd data n-l l sample n data n invalid t ph data n-l+1 timing specifications parameter symbol min (note 7) typ max (note 7) units aperture delay t a 1.7 ns rms aperture jitter j a 200 fs input clock to data propagation delay t pid 3.5 5.0 6.5 ns data hold time t ph -300 ps output clock to data propagation delay t pcd 2.8 3.7 ns latency (pipeline delay) l 28 cycles overvoltage recovery t ovr 1cycle note: 7. compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design. kad2708c
7 fn6812.1 april 14, 2011 pin descriptions pin number name function 1, 14, 18, 20 avdd2 1.8v analog supply 2, 7, 10, 19, 21, 24 avss analog supply return 3 vref reference voltage out/in 4 vrefsel reference voltage select (0:int 1:ext) 5 vcm common-mode voltage output 6, 15, 16, 25 avdd3 3.3v analog supply 8, 9 inp, inn analog input positive, negative 11-13, 29-36, 37, 39, 42, 46, 48, 50, 52, 54, 56, 58, 62, 63, 67 dnc do not connect 17 clkdiv clock divide by two (active low) 22, 23 clkn, clkp clock input complement, true 26, 45, 61 ovss output supply return 27, 41, 44, 60 ovdd2 1.8v cmos supply 28 rst power on reset (active low) 38 d0 lvcmos bit 0 (lsb) output 40 d1 lvcmos bit 1 output 43 clkout lvcmos clock output 47 d2 lvcmos bit 2 output 49 d3 lvcmos bit 3 output 51 d4 lvcmos bit 4 output 53 d5 lvcmos bit 5 output 55 d6 lvcmos bit 6 output 57 d7 lvcmos bit 7 output 59 or over-range 64-66 connect to ovdd2 68 2sc two?s complement select (active low) exposed paddle avss analog supply return kad2708c
8 fn6812.1 april 14, 2011 pin configuration 2sc dnc ovdd2 ovdd2 ovdd2 dnc dnc ovss ovdd2 or dnc d7 dnc d6 dnc d5 dnc avdd2 avss avdd2 avss clkn clkp avss avdd3 ovss ovdd2 rst dnc dnc dnc dnc dnc dnc avdd2 avss vref vrefsel vcm avdd3 avss inp inn avss dnc dnc dnc avdd2 avdd3 avdd3 clkdiv kad2708c top view not to scale d2 dnc ovss ovdd2 clkout dnc ovdd2 d1 dnc d0 dnc dnc dnc d4 dnc d3 dnc 68 qfn 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 47 46 45 44 43 42 41 40 39 38 37 36 35 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 figure 2. pin configuration kad2708c
9 fn6812.1 april 14, 2011 typical performance curves avdd2 = ovdd2 = 1.8v, avdd3 = 3.3v, t a = +25c, f sample = 275msps, f in = 137mhz, a in = -0.5dbfs unless noted. figure 3. snr and sfdr vs f in figure 4. hd2 and hd3 vs f in figure 5. snr and sfdr vs a in figure 6. hd2 and hd3 vs a in figure 7. snr and sfdr vs f sample figure 8. hd2 and hd3 vs f sample 40 45 50 55 60 65 70 5 105 205 305 405 505 f in (m hz) snr(dbfs), sfdr(d b sfdr snr (dbc) -90 -85 -80 -75 -70 -65 -60 -55 -50 5 10 5 205 3 05 405 505 f in (mhz) hd 2, hd3(db c hd3 hd2 (dbc) 20 30 40 50 60 70 80 -30 -25 -20 -15 -10 -5 0 a in (dbfs ) snr (dbfs), sfdr ( d sfdr snr (dbc) -80 -70 -60 -50 -40 -30 -20 -30-25-20-15-10 -5 0 input amplitude (dbfs) hd2, hd3 db c hd3 hd2 (dbc) 40 44 48 52 56 60 64 68 72 76 80 50 100 150 200 250 300 350 f sa mp le (f s ) (msps) snr(dbfs), sfdr (dbc) sfdr snr -90 -85 -80 -75 -70 -65 50 100 150 200 250 300 350 f sample (mhz) hd2, hd3(dbc) hd3 hd2 kad2708c
10 fn6812.1 april 14, 2011 figure 9. power dissipation vs f sample figure 10. differential nonlinearity vs output code figure 11. integral nonlinearity vs output code figure 12. noise histogram figure 13. output spectrum @ 9.865mhz figure 14. output spectrum @ 133.805mhz typical performance curves avdd2 = ovdd2 = 1.8v, avdd3 = 3.3v, t a = +25c, f sample = 275msps, f in = 137mhz, a in = -0.5dbfs unless noted. (continued) 100 120 140 160 180 200 220 240 260 280 50 100 150 200 250 300 f sample (f s ) (msps) power dissipation (pd) (mw) 0 32 64 96 12 8 160 19 2 224 255 -1 -0 .75 -0.5 -0 .25 0 0.25 0.5 0.75 1 code dnl (lsbs) 0 32 64 96 12 8 160 192 224 255 -1 -0.7 5 -0.5 -0.2 5 0 0.2 5 0.5 0.7 5 1 code inl (l sbs) 124 125 126 12 7 128 129 130 0 5,00 0 10,000 15,000 20,000 25,000 30,000 35,000 40,000 45,000 50,000 code code count 0 20 40 60 80 100 12 0 -120 -100 -80 -60 -40 -20 0 frequenc y (m hz) amplitude (db) ain = -0.47dbfs snr = 49.4dbfs sfdr = 68.4dbc sinad = 49.3dbfs hd2 = -86dbc hd3 = -69dbc 0 20 40 60 80 100 120 -120 -100 -8 0 -6 0 -4 0 -2 0 0 frequency (mhz) amplitude (db) ain = -0.47dbfs snr = 49.4dbfs sfdr = 69.2dbc sinad = 49.4dbfs hd2 = -81dbc hd3 = -91dbc kad2708c
11 fn6812.1 april 14, 2011 figure 15. output spectrum @ 299.645mhz fig ure 16. two-tone spectrum @ 69mhz, 70mhz figure 17. two-tone spectrum @ 140mhz, 141mhz fi gure 18. two-tone spectrum @ 300mhz, 305mhz figure 19. snr and sfdr vs temperature figure 20. calibration time vs f s typical performance curves avdd2 = ovdd2 = 1.8v, avdd3 = 3.3v, t a = +25c, f sample = 275msps, f in = 137mhz, a in = -0.5dbfs unless noted. (continued) 0 20 40 60 80 100 120 -120 -100 -8 0 -6 0 -4 0 -2 0 0 frequency (mhz) ampl itude (d b) ain = -0 .48 db fs snr = 49 .3d b fs sfdr = 63dbc sinad = 49.1dbfs hd 2 = - 63 db c hd 3 = - 67 db c 0 20 40 60 80 10 0 12 0 -120 -100 -8 0 -6 0 -4 0 -2 0 0 frequency (mhz) amplitude (db) ain = -7.1dbfs 2tsfdr = 67dbc imd3 = -74dbf s 0 20 40 60 80 100 12 0 -120 -100 -80 -60 -40 -20 0 frequency (mhz) amplitude (db) ain = -7dbfs 2tsfdr = 73dbc imd3 = -81db fs 0 20 40 60 80 100 120 -120 -100 -8 0 -6 0 -4 0 -2 0 0 frequency (mhz) amp litude (d b) a in = -7 dbfs 2tsfdr = 63dbc imd3 = -76db fs 40 45 50 55 60 65 70 75 -40-200 20406080 ambient temperature, c snr(dbfs), sfdr(dbc ) sfdr snr 200 300 400 500 600 700 800 100 125 150 175 200 225 250 27 5 f sample (f s ) (msps) t cal (ms) kad2708c
12 fn6812.1 april 14, 2011 functional description the kad2708 is an 8-bit, 275msps a/d converter in a pipelined architecture. the input voltage is captured by a sample & hold circuit and converted to a unit of charge. proprietary charge domain techniques are used to compare the input to a series of reference charges. these comparisons determine the digital code for each input value. the converter pipeline requires 24 sample clocks to produce a result. digital error correction is also applied, resulting in a total latency of 28 clock cycles. th is is evident to the user as a latency between the start of a conversion and the data being available on the digital outputs. at start-up, a self-calibration is performed to minimize gain and offset errors. the reset pin (rst) is initially held low internally at power-up and will re main in that state until the calibration is complete. the clock frequency should remain fixed during this time. calibration accuracy is maintained for the sample rate at which it is performed, and theref ore should be repeated if the clock frequency is changed by more than 10%. recalibration can be initiated via the rst pin, or power cycling, at any time. reset recalibration of the adc can be initiated at any time by driving the rst pin low for a mi nimum of one clock cycle. an open-drain driver is recommended. the calibration sequence is initiated on the rising edge of rst, as shown in figure 21. the over-range output (or) is set high once rst is pulled low, and remains in that state until calibration is complete. the or output returns to normal operation at that time, so it is important that the analog input be within the converter?s full-scale range in order to observe the transition. if the input is in an over-range state the or pin will stay high and it will not be possible to detect the en d of the calibration cycle. while rst is low, the output clock (clkout) stops toggling and is set low. normal operation of the output clock resumes at the next input clock edge (clkp/clkn) after rst is de- asserted. at 275msps the nom inal calibration time is ~240ms. voltage reference the vref pin is the full-scale reference, which sets the full-scale input voltage for the chip and requires a bypass capacitor of 0.1f or larger. an internally generated reference voltage is provided from a bandgap voltage buffer. this buffer can sink or source up to 50a externally. an external voltage may be applied to this pin to provide a more accurate reference than the internally generated bandgap voltage or to match the full-scale reference among a system of kad2708c chips. one option in the latter configuration is to use one kad 2708c's internally generated reference as the external reference voltage for the other chips in the system. additionally, an externally provided reference can be changed from the nominal value to adjust the full-scale input voltage within a limited range. to select whether the full-scale reference is internally generated or externally provided, the digital input port vrefsel should be set appropriately, low for internal or high for external.this pin also has an internal 18k pull-up resistor. to use the internally generated reference, vrefsel can be tied directly to avss, and to use an external reference, vrefsel can be left unconnected. analog input the fully differential adc input (inp/inn) connects to the sample and hold circuit. the ideal full-scale input voltage is 1.5v pp , centered at the vcm voltage of 0.86v as shown in figure 22. best performance is obtained when the analog inputs are driven differentially in an ac-coupled configuration. the common-mode output voltage, vcm, should be used to properly bias each input as shown in figures 23 and 24. an rf transformer will give the best noise and distortion performance for wideband and/or high intermediate frequency (if) inputs. the recommended biasing is shown in figures 23 and 24. figure 21. calibration timing clkp clkn clkout rst or calibration begins calibration complete calibration time figure 22. analog input range 1.0 1.8 0.6 0.2 1.4 inp inn vcm 0.86v 0.75v -0.75v v t kad2708c
13 fn6812.1 april 14, 2011 a back-to-back transformer scheme is used to improve common-mode rejection, wh ich keeps the common-mode level of the input matched to v cm . the value of the termination resistor should be determined based on the desired impedance. the sample and hold circuit design uses a switched capacitor input stage, which creates current spikes when the sampling capacitance is reconnected to the input voltage. this creates a disturbance at the input which must settle before the next sampling point. lower source impedance will result in faster settling and im proved perform ance. therefore a 1:1 transformer and low shunt resistance are recommended for optimal performance. a differential amplifier can be used in applications that require dc coupling, at the expense of reduced dynamic performance. in this configuration the amplifier will typically reduce the achievable snr and distortion performance. a typical differential amplifier configuration is shown in figure 25. clock input the clock input circuit is a differential pair (see figure 29). driving these inputs with a high level (up to 1.8v pp on each input) sine or square wave will provide the lowest jitter performance. the recommended drive circuit is shown in figure 26. the clock can be driven single-ended, but this will reduce the edge rate and may impact snr performance. use of the clock divider is optional. the kad2708c's adc requires a clock with 50% duty cycle for optimum performance. if such a clock is not available, one option is to generate twice the desired sampling rate, then use the kad2708c's divide-by-2 to generate a 50%-duty-cycle clock. this frequency divider uses the rising edge of the clock, so 50% clock duty cycle is assured. t able 2 describes the clkdiv connection. clkdiv is internally pulled low, so a pull-up resistor or logic driver must be connected for undivided clock. jitter in a sampled data system, clock jitter directly impacts the achievable snr performance. the theoretical relationship between clock jitter and maximum snr is shown in equation 1 and is illustrated in figure 27. where t j is the rms uncertainty in the sampling instant. this relationship shows the snr that would be achieved if clock jitter were the only non-ideal factor. in reality, achievable snr is limited by internal factors such as differential nonlinearity, aperture jitter and thermal noise. figure 23. transformer input, general application adt1-1wt 0.1f kad2708 vcm 50 o 0.01f analog in adt1-1wt adtl1-12 0.1f kad2708 vcm adtl1-12 1nf 1nf analog input 25 o 25 o figure 24. transformer input, high if application kad2708 vcm 0.1f 0.22f 69.8o 49.9o 100o 100o 69.8o 348o 348o cm 151o 25o 25o + vin - figure 25. differential amplifier input table 2. clkdiv pin settings clkdiv pin divide ratio avss 2 avdd 1 tc4-1w 1nf avdd2 200o clkp clkn 1ko 1ko 1nf clock input figure 26. recommended clock drive snr 20 log 10 1 2 f in t j ------------------- - ?? ?? = (eq. 1) kad2708c
14 fn6812.1 april 14, 2011 any internal aperture jitter combines with the input clock jitter, in a root-sum-square fashion since they are not statistically correlated, and this determines the total jitter in the system. the total jitter, combined with other noise sources, then determines the achievable snr. digital outputs data is output on a parallel bus with lvds-compatible drivers. the output format (binary or tw o?s complement) is selected via the 2sc pin as shown in table 3. tj = 1 00 p s tj = 10 p s tj = 1 p s tj = 0. 1 p s 10 bits 12 bi ts 14 bi ts 50 55 60 65 70 75 80 85 90 95 10 0 1101001000 in put fr equen cy - mh z snr - d b figure 27. snr vs clock jitter table 3. 2sc pin settings 2sc pin mode avss two?s complement avdd binary equivalent circuits figure 28. analog inputs figure 29. clock inputs figure 30. lvcmos output avdd3 inp inn avdd3 f1 f1 f2 csamp 0.3pf to charge pipeline 2pf 2pf f2 csamp 0.3pf to charge pipeline avdd2 clkp clkn avdd2 avdd2 to clock generation d[9:0] ovdd ovdd data kad2708c
15 all intersil u.s. products are manufactured, asse mbled and tested utilizing iso9000 quality systems. intersil corporation?s quality certifications ca n be viewed at www.intersil.com/design/quality intersil products are sold by description only. intersil corpor ation reserves the right to make changes in circuit design, soft ware and/or specifications at any time without notice. accordingly, the reader is cautioned to verify that data sheets are current before placing orders. information furnishe d by intersil is believed to be accurate and reliable. however, no responsibility is assumed by intersil or its subsidiaries for its use; nor for any infringements of paten ts or other rights of third parties which may result from its use. no license is granted by implication or otherwise under any patent or patent rights of intersil or its subsidiari es. for information regarding intersil corporation and its products, see www.intersil.com fn6812.1 april 14, 2011 layout considerations split ground and power planes data converters operating at high sampling frequencies require extra care in pc board layout. many complex board designs benefit from isolating the analog and digital sections. analog supply and ground planes should be laid out under signal and clock inputs. locate the digital planes under outputs and logic pins. grounds should be joined under the chip. clock input considerations use matched transmission lines to the inputs for the analog input and clock signals. locate transformers, drivers and terminations as close to the chip as possible. bypass and filtering bulk capacitors should have low equivalent series resistance. tantalum is a good choice. for best performance, keep ceramic bypa ss capacitors very close to device pins. longer traces will increase inductance, resulting in diminished dynamic performance and accuracy. make sure that connections to ground are direct and low impedance. lvcmos outputs output traces and connections must be designed for 50 characteristic impedance. avoid crossing ground and power-plane breaks with signal traces. unused inputs the rst and 2sc inputs are internally pulled up, and can be left open-circuit if not used. clkdiv is internally pulled low, which divides the input clock by two. vrefsel is internally pulled up. it must be held low for internal reference, but can be left open for external reference. definitions analog input bandwidth is the analog input frequency at which the spectral output power at the fundamental frequency (as determined by fft analysis) is reduced by 3db from its full-scale low-frequency value. this is also referred to as full power bandwidth. aperture delay or sampling delay is the time required after the rise of the clock in put for the sampling switch to open, at which time the signal is held for conversion. aperture jitter is the rms variation in aperture delay for a set of samples. clock duty cycle is the ratio of the time the clock wave is at logic high to the total time of one clock period. differential non- linearity (dnl) is the deviation of any code width from an ideal 1 lsb step. effective number of bits (enob) is an alternate method of specifying signal to noise-and-distortion ratio (sinad). in db, it is calculated as: enob = (sinad - 1.76)/6.02. integral non-linearity (inl) is the deviation of each individual code from a line drawn from n egative full-scale (1/2 lsb below the first code transition) through positive full-scale (1/2 lsb above the last code transition). the deviation of any given code from this line is measured from the center of that code. least significant bit (lsb) is the bit that has the smallest value or weight in a digital word. its value in terms of input voltage is vfs/(2n - 1) where n is the resolution in bits. missing codes are output codes that are skipped and will never appear at the adc output. these codes cannot be reached with any input value. most significant bit (msb) is the bit that has the largest value or weight. its value in terms of input voltage is vfs/2. pipeline delay is the number of clock cycles between the initiation of a conversion and the appearance at the output pins of the corresponding data. power supply rejection ratio (psrr) is the ratio of a change in power supply voltage to the input voltage necessary to negate the resu ltant change in output code. signal to noise-an d-distortion (sinad) is the ratio of the rms signal amplitude to the rm s sum of all other spectral components below one half the clock frequency, including harmonics but excluding dc. signal-to-noise ratio (snr) (without harmonics) is the ratio of the rms signal amplitude to the rms sum of all other spectral components below one-half the sampling frequency, excluding harmonics and dc. spurious-free-dynamic range (sfdr) is the ratio of the rms signal amplitude to the rms value of the peak spurious spectral component. the peak spurious spectral component may or may not be a harmonic. two-tone sfdr is the ratio of the rms value of either input tone to the rms value of the peak spurious component. the peak spurious component may or may not be an imd product. kad2708c
16 fn6812.1 april 14, 2011 kad2708c package outline drawing l68.10x10b 68 lead quad flat no-lead plastic package rev 0, 11/08 located within the zone indicated. the pin #1 identifier may be unless otherwise specified, tolerance : decimal 0.05 tiebar shown (if present) is a non-functional feature. the configuration of the pin #1 i dentifier is optional, but must be between 0.15mm and 0.30mm from the terminal tip. dimension b applies to the metallized terminal and is measured dimensions in ( ) for reference only. dimensioning and tolerancin g conform to amsey14.5m-1994. 6. either a mold or mark feature. 3. 5. 4. 2. dimensions are in millimeters. 1. notes: detail "x" side view typical recommended land pattern top view bottom view c 0 . 2 ref 0 . 05 max. 0 . 00 min. 5 b 6 pin 1 index area 17 1 34 18 0.10 a mc b 4 a 4x 8.00 68x 0.55 68x 0.25 64x 0.50 10.00 10.00 0.90 max 68x 0.25 68x 0.75 64x 0.50 7.70 sq 9.65 sq 6 pin 1 index area exp. dap 7.70 sq. see detail "x" seating plane 0.08 0.10 c c c 8.00 sq (4x) 0.15 35 51 52 68

▲Up To Search▲

Price & Availability of KAD2708C11

	To Download KAD2708C11 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .